

Qucs Equation-Defined Device modelling with a Verilog-A Prototyping Platform

Mike Brinson ¹, mbrin72043@yahoo.co.uk.

Vadim Kuznetsov ², ra3xdh@gmail.com

Wladek Grabinski ³, wladek@mos-ak.org

¹**Centre for Communications Technology, London Metropolitan University, UK**

²**Bauman Moscow Technical University, Russia**

³**MOS-AK (EU)**


Presented at the 8th International MOS-AK Workshop, Washington DC,
December 9 2015



Qucs: An introduction to the new simulation and compact device modelling features implemented in release 0.0.19/0.0.19S of the popular GPL circuit simulator

- Qucs-0.0.19/S structure: overview, spice4qucs initiative tasks and main features
- Compact modelling with Qucs, ngspice, and Xyce
 - EDD support: Current and charge equations
 - B-type SPICE sources
 - Harmonic balance simulation with Xyce and Qucs compact models
- Parametrization features and ngnutmeg scripting introduced with spice4qucs
- Introduction to the Qucs subcircuit to Verilog-A module synthesizer
- Plans for future

Qucs-0.0.19/S structure diagram for simulation and compact device modelling



Overview of spice4qucs structure: – features and current Qucs-0.0.19S version


Spice4qucs features:

- Correct known weaknesses observed with the current Qucs simulation engine qucsator
- Provide Qucs users with a choice of simulator selected from qucsator, ngspice and Xyce
- Extend Qucs subcircuit, EDD, RFEDD and Verilog-A device modelling capabilities
- Access to the additional simulation tools and extra component and device models provided by ngspice and Xyce
- Mixed-mode analogue-digital circuit simulation capability using Qucs/ngspice/XSPICE simulation

Qucs-0.0.19/S:

- Ngspice, Xyce (both serial and parallel) support
- Basic simulations support (.DC, .AC, .TRAN)
- Advanced simulation support (.FOUR, .DISTO, .NOISE, .HB)
- Semiconductor devices with full SPICE specifications
- Qucs equations, parametrization (.PARAM), and ngnutmeg script support
- Custom ngspice simulation – User controlled simulation based on ngnutmeg scripts
- Qucs subcircuit to Verilog-A module synthesizer support

Qucs <—> Ngspice/Xyce interfacing schematic




- Spice4qucs online documentation available here:
<https://qucs-help.readthedocs.org/en/spice4qucs/index.html>

Compact modeling with Qucs and ngspice/Xyce: Part I – Current equation support

Consider tunnel diode model represented by

$$I = I_s \left(e^{\frac{V}{\varphi T}} - 1 \right) + I_v e^{k(V - V_v)} + I_p \cdot \frac{V}{V_p} e^{\frac{V_p - V}{V_p}} \quad (1)$$

With spice4qucs, Qucs EDD charge components can be represented by B-type ngspice/Xyce current sources:




Compact modelling with Qucs and ngspice/Xyce: Part II – Charge equation approach

Nonlinear capacitance current expressed as a function of device voltage can be written as:

$$I = \frac{dQ}{dt} = \frac{d}{dt} CV \quad (2)$$

As Xyce and ngspice appear not to support the `diff()` operator an electrical equivalent circuit is needed to model capacitor charge equations:


- Nonlinear capacitance equivalent circuit:



Compact modelling with Qucs and ngspice/Xyce: Part III – Charge equations usage example


- In this example a nonlinear capacitance is simulated with ngspice and Xyce:

$$Q = C_1 V + \frac{C_2 V^2}{2} + \frac{C_3 V^3}{3} + \dots + \frac{C_N V^N}{N} \quad (3)$$



Compact modeling with Qucs and ngspice/Xyce: Part IV – B-type source usage for compact modelling

- Qucs 0.0.19/S introduces a new component: SPICE-compatible equation defined voltage or current sources (SPICE B-type source). The B-type sources allow straight forward construction of compact device models:




Auto-generated SPICE netlist

```
* Qucs 0.0.19 /home/vvk/.qucs/tunn-Bsrc. sch
.PARAM kB = 1.38e-23
.PARAM q = 1.6e-19
.PARAM Vv = 0.4
.PARAM Iv = 1e-6
.PARAM Ip = 1e-5
.PARAM Is = 1e-12
.PARAM Vp = 0.1
.PARAM K = 5
.PARAM Temp0 = 300
.PARAM phiT = {(kB*Temp0)/q}
VPr1_net0 anode DC 0 AC 0
V1_net0 0 DC 1
B1 anode 0 I = Is*(exp(V(anode)/phiT)-1.0)+
+ Iv*exp(K*(V(anode)-Vv))+
+ Ip*(V(anode)/Vp)*exp((Vp-V(anode))/Vp)
.control
set filetype=ascii
echo "" > spice4qucs.cir.noise
DC V1 -0.05 0.4 0.009
write tunn-Bsrc_dc.txt VPr1#branch v(anode)
destroy all
reset


exit
.endc
.END
```


Compact modeling with Qucs and ngspice/Xyce: Part V – NPN BJT compact model used for Harmonic balance analysis of a one-stage BJT amplifier

- Spice4qucs and Xyce allow large signal steady state AC Harmonic Balance simulation, for example the simulation of an experimental NPN BJT compact macromodel:






- Xyce harmonic balance simulation data and auto generated netlist for one-stage BJT amplifier; see <http://www.mixdes.org/Mixdes3/>:



Compact modelling with Qucs and ngspice/Xyce: Part VII – XSPICE macromodels usage

- Qucs-0.0.19/S allows embedding of SPICE netlist models in Qucs libraries
- An example application of this feature is show below
 - Direct simulation of SPICE defined components
 - XSPICE macromodel usage
- LM358 XSPICE macromodel usage example (noninverting amplifier):




LM358 XSPICE macromodel

```
.SUBCKT LM358 1 2 3 4 5
*
C1 11 12 5.544E-12
C2 6 7 20.00E-12
DC 5 53 DX
DE 54 5 DX
DLP 90 91 DX
DLN 92 90 DX
DP 4 3 DX
EGND 99 0 POLY(2) (3,0) (4,0) 0 .5 .5
FB 7 99 POLY(5) VB VC VE VLP VLN 0 15.91EG
+ -20EG 20EG 20EG -20EG
GA 6 0 11 12 125.7E-6
GCM 0 6 10 99 7.067E-9
IEE 3 10 DC 10.04E-6
HLIM 90 0 VLIM 1K
Q1 11 2 13 QX
Q2 12 1 14 QX
R2 6 9 100.0E3
RC1 4 11 7.957E3
RC2 4 12 7.957E3
RE1 13 10 2.773E3
RE2 14 10 2.773E3
REE 10 99 19.92E6
RO1 8 5 50
RO2 7 99 50
RP 3 4 30.31E3
VB 9 0 DC 0
VC 3 53 DC 2.100
VE 54 4 DC .6
VLIM 7 8 DC 0
VLP 91 0 DC 40
VLN 0 92 DC 40
.MODEL DX D (IS=800.0E-18)
.MODEL QX PNP (IS=800.0E-18 BF=250)
.ENDS
```

Qucs equation support in spice4qucs

An example for evaluating the total S , active P , and reactive Q power in an RC passive electrical network:



$$S = \text{abs}(U \cdot \bar{I}) \quad P = \Re[U \cdot \bar{I}] \quad Q = \Im[U \cdot \bar{I}] \quad (4)$$



SPICE style parametrization and ngnutmeg postprocessor usage implemented by spice4qucs

The following Qucs “equation” style icons introduce model parametrization and simulation data postprocessing:

- SPICE .PARAM section icon
- ngnutmeg equation icon



.PARAM
SpicePar1
Rd=30
f=8e6
Cs=40e-12
Ls=[1/(4*(4*atan(1))^2*f**2*Cs)]

Nutmeg
NutmegEq1
Simulation=ac
K=v(out)/v(in)
Pwr=v(in)*VPr1#branch


Auto-generated Ngspice netlist

```
* Qucs 0.0.19 /home/vvk/.qucs/RCLsp_par.sch
.PARAM Rd = 30
.PARAM f = 8e6
.PARAM Cs = 40e-12
.PARAM Ls = {1/(4*(4*atan(1))^2*f**2*Cs)}
L1_net0_net1 {Ls}
C1_net1_out {Cs}
VPr1 in_net0 DC 0 AC 0
V1 in DC 0 SIN(0 1 7.5MEG 0 0) AC 1
R1 0 out {Rd}
.control
set filetype=ascii

AC LIN 500 1MEG 10MEG
let K = v(out)/v(in)
let Pwr = v(in)*VPr1#branch
write RCLsp_par_ac.txt v(in) v(out) K Pwr
destroy all
reset

exit
.endc
.END
```

New analysis-simulation types implemented with spice4qucs: SPICE small signal distortion, SPICE small signal AC domain and large signal time domain noise, and SPICE Fourier analysis



transient
simulation

TR1
Type=lin
Start=0
Stop=1 ms

Fourier
simulation

FOUR1
Sim=TR1
numfreq=20
F0=4kHz
Vars=V(out)



Noise
simulation

NOISE1
Type=lin
Start=1 Hz
Stop=10 MHz
Points=100
Output=v(out)
Source=V2

Distortion
simulation

DISTO1
Type=lin
Start=1 Hz
Stop=10 kHz
Points=1000

number	BJT-disto_ngspice:noise_total	BJT-disto_ngspice:noise_total
1	1.48e-10	3.91e-09




Ngspice custom simulation techniques: Part I – Main features


Main features:

- Embedding user defined ngnutmeg scripts in a Qucs schematic
- Full ngnutmeg operator and function support
- User defined variables for plotting simulation data
- User defined raw ASCII SPICE3f5 style output


- Ngnutmeg script editing dialogue:



Ngspice custom simulation technique: Part II – Application example: Monte-Carlo simulation controlled via a ngnutmeg script



Ngspice
custom simulation



```
CUSTOM1
SpiceCode=
set filetype=ascii
let mc_runs = 5
let run = 0

define unif(nom, rvar) (nom + (nom*rvar) * sunif(0))
define aunif(nom, avar) (nom + avar * sunif(0))
define gauss(nom, rvar, sig) (nom + (nom*rvar)/sig * sgauss(0))
define agauss(nom, avar, sig) (nom + avar/sig * sgauss(0))
define limit(nom, avar) (nom + ((sgauss(0) >= 0) ? avar : -avar))
*
*
dowhile run < mc_runs $ loop starts here
*

alter c1 = unif(1e-09, 0.1)
alter l1 = unif(10e-06, 0.1)
alter c2 = unif(1e-09, 0.1)
alter l2 = unif(10e-06, 0.1)
alter l3 = unif(40e-06, 0.1)
alter c3 = limit(250e-12, 25e-12)
*

ac oct 100 250K 4Meg


set run ="$&run" $ create a variable from the vector

let K = db(v(out))
write MonteCarlo_ac.txt v(out) K
set appendwrite
let run = run + 1
end $ loop ends here
```


Introduction to the Qucs GPL Verilog-A module synthesizer: Part I


Qucs-0.0.19S includes the first release of a GPL Verilog-A synthesis tool for compact device modelling.

- The Qucs-0.0.19S Verilog-A synthesizer is a basic working version of this new open source ECAD tool.
- It is for test purposes: bugs are likely and it may not be very stable.
- Generated synthesized Verilog-A code is relatively basic and has to be optimized manually for speed. However, it is expected that in the future its operation will improve as development of the Qucs synthesizer progresses.
- Circuits and Verilog-A synthesized models can be constructed from the following Qucs/SPICE built in components:



Introduction to the Qucs GPL Verilog-A module synthesizer: Part II

Structure:



Introduction to the Qucs GPL Verilog-A module synthesizer: Part III

Data flow through the Qucs GPL compact device modelling tool set.


QUCS FILTER SYNTHESIS

VERILOG-A MODEL SYNTHESIS

QUCS/ADMS VERILOG-A
"TURN KEY"
COMPILER

DEVELOP TEST CIRCUIT, SIMULATE,
AND EVALUATE OUTPUT DATA

Realization : LC ladder (pi-type)
Type: Bessel
Class: Bandpass
Order: 3
Fstart: 1 GHz
Fstop: 2 GHz
Impedance: 50 Ohm



```
"include "disciplines.vams"  
"include "constants.vams"  
module BPF2(P1, P2);  
  inout P1, P2;  
  electrical P1, _net0L1, n1, P2, _net0L2, _net0L3;  
  analog begin  
    @(initial_model)  
    begin  
      end  
      I(_net0L1) <+ ddt(V(_net0L1));  
      I(_net0L1) <+ (-V(P1));  
      I(P1) <+ V(_net0L1)/(11.79n+1e-20);  
      I(P1) <+ ddt((-V(P1)) * 1.074p );  
      I(_net0L2) <+ ddt(V(_net0L2));  
      I(_net0L2) <+ V(n1,P2);  
      I(n1,P2) <+ V(_net0L2)/(7.723n+1e-20);  
      I(P1,n1) <+ ddt(V(P1,n1) * 1.64p );  
      I(_net0L3) <+ ddt(V(_net0L3));  
      I(_net0L3) <+ (-V(P2));  
      I(P2) <+ V(_net0L3)/(1.806n+1e-20);  
      I(P2) <+ ddt((-V(P2)) * 7.014p );  
    end  
  endmodule
```

Build Verilog-A module from subcircuit

xxxx.va

ADMS

xxxx.va.cpp

P1 P2

BPF2

Edit text symbol

BPF1

P1

Num=1
Z=50 Ohm

P2

Num=2
Z=50 Ohm

Create circuit schematic and simulate

dc simulation


DC1

Equation

Eqn1
dBS21=dB(S[2,1])
dBS11=dB(S[1,1])

S parameter simulation


SP1
Type=log
Start=100MHz
Stop=20GHz
Points=201



Plotted and tabulated simulation data





Introduction to the Qucs GPL Verilog-A module synthesizer: Part IV

Synthesis of a SPICE like compact semiconductor diode model: static I_d and dynamic capacitance model plus synthesized Verilog-A module code.




Introduction to the Qucs GPL Verilog-A module synthesizer: Part V

Synthesis of a SPICE like semiconductor diode model: simulated static and dynamic characteristics.





Introduction to the Qucs GPL Verilog-A module synthesizer: Part VI

Verilog-A synthesis of a SPICE like semiconductor diode model: temperature effects





Introduction to the Qucs GPL Verilog-A module synthesizer: Part VII

Verilog-A synthesis of a SPICE like semiconductor diode model: simulated $I_d - V_d$ temperature effects.



Simulation data for
Qucs EDD model and built-in diode model



Simulation data for
Verilog-A model and built-in diode model

Introduction to the Qucs GPL Verilog-A module synthesizer: Part VIII

Verilog-A synthesis of semiconductor device shot and flicker noise: EDD models and Verilog-A module code.




Shot_NoiseR11


Noise model symbols



Flicker_NoiseR11
Kf=1e-16
Fle=1
Af=1



Compact modelling
TEMPLATE




```
"include "disciplines.vams"
"include "constants.vams"
module Shot_NoiseR1(P1, P2, P3, P4);
inout P1, P2, P3, P4;
electrical nShot, P2, P1, P3, P4;
analog begin
  @(initial_model)
  begin
    end
  i(nShot) <+ (-V(nShot))/( 1 );
  i(nShot) <+ white_noise(1,"shot" );
  i(P2,P1) <+ V(P2,P1)/( 1e-3 );
  i(P3,P4) <+ sqrt(2" P_O"*((V(P1,P2)*1e3)+1e-20))*V(nShot);
  end
endmodule
```

Synthesized Verilog-A module code

```
"include "disciplines.vams"
"include "constants.vams"
module Flicker_NoiseR1(P1, P2, P3, P4);
inout P1, P2, P3, P4;
electrical P2, P1, nFlicker, P3, P4;
parameter real Kf=1e-12;
parameter real Fle=1;
parameter real Af=1;
analog begin
  @(initial_model)
  begin
    end
  i(P2,P1) <+ V(P2,P1)/( 1e-3 );
  i(nFlicker) <+ flicker_noise(Kf, Fle, "flicker" );
  i(nFlicker) <+ (-V(nFlicker))/( 1 );
  (P3,P4) <+ sqrt(exp(Af*ln((V(P1,P2)*1e3)+1e-30))) * V(nFlicker);
  end
endmodule
```


Introduction to the Qucs GPL Verilog-A module synthesizer: Part IX

Verilog-A synthesis of semiconductor device shot and flicker noise: small signal AC domain simulation data.



ac simulation




AC1
Type=log
Start=0.01
Stop=100k
Points=141
Noise=yes

Parameter sweep

SW1
Sim=AC1
Type=lin
Param= I_{SW}
Start=0
Stop=1
Points=11

dc simulation


DC1



Introduction to the Qucs GPL Verilog-A module synthesizer: Part X

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS

$I_{ds} = f(V_d, V_g, V_s, V_b)$ model for a transistor operating in long channel mode.







Qucs EDD EKV2p6 $I_{ds}=f(V_d, V_g, V_s, V_b)$ model

Synthesized EKV2p6 $I_{ds}=f(V_d, V_g, V_s, V_b)$ Verilog-A code

Introduction to the Qucs GPL Verilog-A module synthesizer: Part XI

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS

$I_{ds} = f(V_d, V_g, V_s, V_b)$ swept DC simulation data.



Introduction to the Qucs GPL Verilog-A module synthesizer: Part XII

Verilog-A synthesis of multi-EDD models: Optimization of Qucs synthesized Verilog-A module code for speed.


```
'include "disciplines.vams"
'include "constants.vams"
module EKV_VA_OPT(PB, PG, PD, PS);
    inout PB, PG, PD, PS;
    electrical PD, PS, PG, PB;
    parameter real L=10u;      parameter real W=20u;
    parameter real VTO=0.5;    parameter real GAMMA=0.7;
    parameter real PHI=0.5;    parameter real KP=20e-6;
    parameter real THETA=50e-3; parameter real Temp=26.85;
    real TempK, KS, VT, K1, K2, K3, K4, K6, K7, K8;
    real Vg, Vs, Vd, nVP, nBETA, m, nfr, ntr;
    analog begin
        @(initial_model)
        begin
            TempK=Temp+273.15;    KS=KP*W/L;
            VT= P_K*TempK/P_Q;    K1=GAMMA*Z;
            K2=VTO*(1+GAMMA)*exp(PB);    K3=K1*KT;
            K4=PHI*(4*VT);    K5=1/(2*VT);    K7=2*VT*VT;
            end
            Vg = V(PG,PB); Vs = V(PS,PB); Vd = V(PD,PB);
            nVP = (Vg+K2-0.7)/(Vg+K2-PHI-GAMMA*(exp((Vg+K2+K3)-K1))-PHI);
            nBETA = KS*(1+THETA)*nVP;
            m = 1.0-GAMMA*(2*exp(nVP-K4));
            nfr = ln(1+exp((nVP-K6)/K5))*ln(1+exp((nVP-Vd)/K6));
            ntr = ln(1+exp((nVP-Vd)/K6))*ln(1+exp((nVP-Vd)/K6));
            I(PD,PS) <- K7*m*nBETA*(nfr-ntr);
        end
    endmodule
```

EKV2p6 EKV_VA_OPT
optimized Verilog-A
module code

TEST MODULE



NOTES



EKV_VA_OPT3
L=10u
W=20u
VTO=0.5
GAMMA=0.7
PHI=0.5
KP=20e-6
THETA=50e-3
Temp=26.85

A comment on the Qucs simulation process:

Simple simulation run time tests indicate that the optimized EKV2p6 Verilog-A model simulation speed is at least 30X faster than the interactive EDD model.

1. At this stage in the development of the Qucs synthesizer optimized Verilog-A module code is done manually.

Conclusion

Summary:

- Version 0.0.19 is a major release of the Qucs circuit simulator, updating the popular RF package while simultaneously adding a new software tool, Qucs 0.0.19S, which provides Qucs users with an experimental software package that links legacy Qucs with ngspice and Xyce GPL SPICE.

In the future the main Qucs development directions are likely to be:

- Further integration of Qucs with ngspice and Xyce: including improvement of the existing ngnutmeg support, an RFEDD synthesizer implementation, additional analysis support for SPICE .SENS and .PZ etc, and a range of new SPICE compatible components, for example magnetic core models.
- Improvements to the Verilog-A module synthesizer.
- Implementation of mixed signal simulation with ngspice/XSPICE and Xyce.

Qucs-0.0.19S-RC3 from

<https://github.com/ra3xdh/qucs/releases/download/0.0.19S-rc3/qucs-0.0.19Src3.tar.gz> (linux source)
<https://github.com/ra3xdh/qucs/releases/download/0.0.19S-rc3/qucs-0.0.19Src3-setup.zip> (Windows installer)

